Full Chip CAD Physical Design Verification Engineer

Google is a global technology leader that specializes in internet-related services and products.
Backend
Mid-Level Software Engineer
Hybrid
3+ years of experience
AI · Consumer

Description For Full Chip CAD Physical Design Verification Engineer

Google is seeking a Full Chip CAD Physical Design Verification Engineer to join their Technical Infrastructure team. This role involves developing custom silicon solutions for Google's direct-to-consumer products, contributing to the innovation behind products used by millions worldwide. The ideal candidate will have expertise in Electronic Design Automation (EDA) tools, RTL2GDS flows, and experience in the semiconductor/EDA industry.

Key responsibilities include working with Register-Transfer Level (RTL)-to-Graphic Data Stream (GDS)II flow, implementing complex system-on-chips (SoCs), and utilizing advanced floorplanning and power grid design methodologies. The role requires proficiency in using Cadence design tools and Synopsis tools like Floorplan Compiler (FC) and formality.

The position offers the opportunity to shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration. Candidates should have a strong background in electrical engineering or computer science, with experience in advanced node design (5nm and below) and related optimization techniques. Scripting skills in Synopsis TCL and Python are also essential.

Google emphasizes its commitment to diversity, equality, and inclusion, providing an equal opportunity workplace for all qualified candidates. The company offers accommodation for applicants with special needs and values global collaboration, requiring English proficiency for all roles unless stated otherwise.

Last updated 7 days ago

Responsibilities For Full Chip CAD Physical Design Verification Engineer

  • Demonstrate an understanding of the Register-Transfer Level (RTL)-to-Graphic Data Stream (GDS)II flow, with experience in using Cadence design tools
  • Involve in implementing large, complex system-on-chips (SoCs), subsystems, and sub-wrappers, demonstrate an understanding of associated issues and solutions
  • Possess floorplanning, power grid design, and place-and-route methodologies, with expertise in using Synopsis tools like Floorplan Compiler (FC) and formality
  • Exhibit an understanding of advanced node design (e.g., 5nm and below) and related optimization techniques
  • Possess scripting skills in Synopsis TCL, with expertise in Python

Requirements For Full Chip CAD Physical Design Verification Engineer

Python
  • Bachelor's degree in Electrical Engineering, Computer Science, or a related field
  • Experience in Electronic Design Automation (EDA) tools and RTL2GDS flows
  • Experience in the semiconductor/EDA industry

Interested in this job?

Jobs Related To Google Full Chip CAD Physical Design Verification Engineer

Graphics Engineer

Qualcomm is seeking a talented Graphics Engineer to work on next-generation GPU Developer Tools, focusing on profiling, debugging, and performance optimization for the Snapdragon Adreno GPU.

Marketing Cloud Solution Engineer - Polish Market

Salesforce seeks a Marketing Cloud Solution Engineer for the Polish market, offering a chance to work with AI-driven customer engagement solutions.

Production Support Engineering MTS

Join Salesforce as a Production Support Engineering MTS to solve critical customer escalations and champion trust strategy in a high-impact global team.