Senior Boot Reset Silicon Hardware Engineer

World leader in accelerated computing, pioneering AI and digital twins technology.
$168,000 - $310,500
Embedded
Senior Software Engineer
Hybrid
5,000+ Employees
8+ years of experience
AI

Description For Senior Boot Reset Silicon Hardware Engineer

NVIDIA, a global leader in graphics and artificial intelligence, is seeking a Senior Boot Reset Silicon Hardware Engineer to join their Silicon Solutions Group (SSG). This role is part of the HW ArchDev team, which has a comprehensive view of the product development cycle from architecture definition to product release. The position offers an opportunity to work on cutting-edge technology in AI and graphics performance.

The role involves architecting and designing system-level boot flows, sequences, and policies for NVIDIA's silicon designs. You'll be working with cross-functional teams including system architecture, power architecture, ASIC, SW/FW, validation, and production teams. The position requires strong technical expertise in digital design, boot/reset architecture, and hardware-software interaction.

As a Senior Boot Reset Silicon Hardware Engineer, you'll be responsible for leading system-level boot architecture, design, and deployment. You'll contribute to defining roadmaps based on industry trends and product feedback, while also supporting silicon bring-up and validation efforts. The role offers exposure to NVIDIA's innovative work in AI and digital twins, which is transforming major industries.

NVIDIA offers a competitive compensation package, including a base salary range of $168,000 - $310,500 USD, equity, and comprehensive benefits. The company values diversity and maintains an inclusive work environment where creative and driven individuals can thrive. This is an excellent opportunity to join a team at the forefront of technological innovation and make significant contributions to cutting-edge hardware development.

Last updated 2 days ago

Responsibilities For Senior Boot Reset Silicon Hardware Engineer

  • Architect, design, and integrate system level boot flows, sequences, policies, and features
  • Collaborate with system architecture, power architecture, ASIC, SW/FW, validation, and production teams
  • Lead system level boot architecture, design, productization, debug and deployment
  • Define roadmaps by tracking industry/market trends
  • Support silicon bring-up, validation and debug
  • Coordinate product level feature deployment
  • Lead efforts to address customer issues

Requirements For Senior Boot Reset Silicon Hardware Engineer

Python
  • BS or MS in Electrical/Computer Engineering or equivalent experience
  • 8+ years in ASIC design, reset/boot architecture, silicon validation/debug, or related areas
  • Strong fundamentals on digital design, boot/reset architecture, low power features, clocking, timing, noise, micro-architecture, high-speed IO
  • Deep understanding of SW, FW and HW interaction
  • Basic programming and scripting skills such as C/C++, Python, Perl
  • Excellent problem-solving, teamwork, and interpersonal skills

Benefits For Senior Boot Reset Silicon Hardware Engineer

Equity
  • Equity

Interested in this job?

Jobs Related To NVIDIA Senior Boot Reset Silicon Hardware Engineer

Senior Power and Thermal Engineer

Senior Power and Thermal Engineer role at NVIDIA, focusing on architecting next-generation power management solutions and leading system-level optimizations.

Senior Hardware Test Engineer

Senior Hardware Test Engineer position at NVIDIA, focusing on silicon validation and hardware infrastructure management, offering competitive compensation and growth opportunities.

Senior Power Integrity Engineer

Senior Power Integrity Engineer role at NVIDIA, focusing on power delivery network optimization and validation for high-performance computing systems.

Senior DFT Verification Engineer

Senior DFT Verification Engineer position at NVIDIA, focusing on next-generation DFT technologies and verification of complex chip designs.

Senior SOC Design Engineer

Senior SOC Design Engineer position at NVIDIA, focusing on RTL integration and chip level front-end design for Tegra SOCs.