Staff Design Engineer

Qualcomm invents breakthrough technologies that transform how the world computes, connects, and communicates. Their inventions are the foundation for life-changing products, experiences, and industries.
Bristol, UK
Backend
Staff Software Engineer
In-Person
4+ years of experience
AI

Description For Staff Design Engineer

Qualcomm invents breakthrough technologies that transform how the world computes, connects, and communicates. Today, our inventions are the foundation for life-changing products, experiences, and industries.

Qualcomm's Voice and Music Business Unit is a leading player in wireless earbud, headset, and smart speaker market. The business unit develops and delivers hardware, software and applications that bring together the very latest wireless and audio technologies to create industry leading audio voice and music products. You will be joining a successful engineering department whose deliveries can be found in billions of Bluetooth and Voice and Music products worldwide.

Based in our Bristol office, the role of the Staff Engineer, Power Systems Engineering is to provide technical leadership and direct contributions for the low power design and implementation of Voice and Music Products. Candidates are expected to own and drive end to end power analysis, architecture and specification including understanding of use-case power requirements, development of power models, definition of key performance metrics, system specification of level optimal power solutions and performing chip and block level power analysis to provide power targets to design teams. You will have frequent interaction with System, HW, FW, SW engineering teams, as well as product marketing, and customer engineering teams.

Key Responsibilities:

  • Define and drive the power management, power modelling and power optimization from architecture to implementation and sign-off for Voice & Music products.
  • Work with architects, designers and product engineers to understand the power requirements and define all power specs, budgets and use cases.
  • Develop power model to provide power data for performance/power/area trade-offs and to enable management/marketing with meaningful product decisions and customer interaction.
  • Understand power implications of how SW uses the chip as well as the usage of the product in the end-solution with external components.
  • Work with architects and designers to determine use-cases for power simulations.
  • Work with design and verification teams to ensure power optimisation techniques are applied correctly without affecting the desired functionality.
  • Work with PMU design team to determine the optimum supply strategy
  • Power measurements, debug and issue resolution
  • Collaborate effectively with other technical staff, mentoring junior members of the team as needed
  • RTL design in System Verilog and expert digital design knowledge.
  • Documentation including micro architecture and programming guides.
  • Cross functional collaboration with Firmware, Systems and Verification teams.

Required Competencies:

  • Understanding of ASIC design flows and methodology including RTL, verification, synthesis, STA, formal verification on different process nodes.
  • Design, Integration and Verification of RTL blocks including DSP, SoC and peripheral IP.
  • Experience in Verilog, System Verilog, and RTL simulation, proficiency in programming languages (C/C++) and proficiency in scripting languages (e.g. Python).
  • Experience with industry standard Power Analysis EDA tools such as PTPX/Prime Power/Power Artist etc.
  • Knowledge on low power design fundamentals including UPF/CPF, multi-voltage domains, power gating, dynamic clock and voltage scaling (DCVS), thermal management and on chip power management, and experience in post-silicon validation and debug.
  • Understanding of power impact at architecture, logic design, and circuit levels.
  • Excellent oral and written communication skills as the candidate will interface and collaborate with diverse groups across multiple geographies.
  • Capability to collaborate effectively with other technical staff and share own experience with other engineers.
  • Self-driven and motivated with strong capability to lead initiatives.
  • Excellent organizational, execution and collaboration skills.
  • Excellent debugging and critical thinking skills
  • Proactive, with a can-do attitude who is able to challenge and is open to be challenged on technical views.
  • Attention to details and taking pride in their work.
  • Capability to grow into a lead role for making and driving effective plans and collaborating with cross functional teams.

Preferred Skills and Experience:

  • Experience in power modelling, hardware power simulation and analysis flow.
  • Experience in design and analysis of power management IPs with a solid understanding of clock, reset, and power sequencing interactions.
  • Knowledge of basic DSP and modem architectures.
  • Understanding and specifying requirements.
  • Ability to automate and improve process through scripting in Python, Perl.
  • Understanding of effective HW/SW architecture split. Broad understanding of SW design requirements and limitations.
  • Relevant work experience, including participation in high-volume silicon development programs.
  • Silicon power measurement experience is a plus.
  • Experience and knowledge across both pre and post-silicon validation
  • Capability to build solid understanding of Bluetooth, Wi-Fi and other connectivity standards and develop detailed knowledge of design.
  • Proactive, creative, curious, motivated to learn and contribute with good collaboration skills.
Last updated 4 days ago

Responsibilities For Staff Design Engineer

  • Define and drive power management, modelling, and optimization
  • Work with architects and engineers to understand power requirements
  • Develop power models for performance/power/area trade-offs
  • Understand power implications of SW and product usage
  • Determine use-cases for power simulations
  • Ensure correct application of power optimization techniques
  • Determine optimum supply strategy with PMU design team
  • Perform power measurements, debug, and issue resolution
  • Collaborate and mentor team members
  • RTL design in System Verilog
  • Documentation of micro architecture and programming guides
  • Cross-functional collaboration with Firmware, Systems, and Verification teams

Requirements For Staff Design Engineer

Java
Python
  • Understanding of ASIC design flows and methodology
  • Experience in Verilog, System Verilog, RTL simulation, C/C++, and Python
  • Experience with Power Analysis EDA tools
  • Knowledge of low power design fundamentals
  • Understanding of power impact at various levels
  • Excellent communication and collaboration skills
  • Self-driven with leadership capabilities
  • Excellent organizational and debugging skills
  • Proactive attitude with attention to detail

Interested in this job?

Jobs Related To Qualcomm Staff Design Engineer

Emerging Technology Program Manager

Apple seeks an Emerging Technology Program Manager to lead special projects for Retail Stores, collaborating across teams to innovate customer experiences.

CAD Engineer - Formal Verification

Join Apple's Silicon Technologies group as a CAD Engineer specializing in Formal Verification, designing next-gen processors and SoCs.

Cluster Project Design Electrical Engineer, Fleet Remediation Engineering

Lead design projects for AWS data centers as a Cluster Project Design Electrical Engineer in Fleet Remediation Engineering.

AMERs East Construction Quality Manager

Microsoft seeks an AMERs East Construction Quality Manager to lead quality programs for data center construction projects.

Engineering Manager II - Autonomous Delivery

Engineering Manager II role at Uber, leading autonomous delivery product development for the Autonomous Mobility & Delivery team.