Design Verification Engineer Interview Experience - Boxborough, Massachusetts
Process
Questions covered FSM, the difference between SystemVerilog and Verilog, and coverage concepts. There were five interviews, and the process was very repetitive. I was asked to go over my resume and work experience five times, with the same questions being asked each time.
For one of the interviews, the interviewer read my resume for almost an hour while I waited. In another interview, the interviewer was mumbling and using many abbreviations.
It was an okay experience, but perhaps they need to be more organized.
Questions
Design an FSM for an elevator.
Describe different kinds of coverage.
Describe some RTL bugs you found in your current role.
Describe a UVM testbench.
Explain how sequences and drivers are connected.
Was this helpful?
Interview Statistics
The following metrics were computed from 3 interview experiences for the AMD Design Verification Engineer role in Boxborough, Massachusetts.
Success Rate
AMD's interview process for their Design Verification Engineer roles in Boxborough, Massachusetts is fairly selective, failing a large portion of engineers who go through it.
Experience Rating
Candidates reported having mixed feelings for AMD's Design Verification Engineer interview process in Boxborough, Massachusetts.
AMD Work Experiences
- 4.0I like working hereDesign Verification Engineer • Current EmployeeAustin, Texas, United StatesAugust 4, 2025Pros: Always busy working on something new.Cons: Lots to do, always busy.
- 3.0Good pay, but work-life balance is sacrificedDesign Verification Engineer • Current EmployeeBayan Lepas, Penang, MalaysiaJuly 27, 2025Pros: • Great monetary offer if you aced the interview • Great employee benefits (free coffee, console games, dental, medical) • Vast variety of knowledge, tons of learning opportunitiesCons: • Super fast-paced; you have to juggle multiple tasks in parallel. • Tasks on hand are micromanaged, expecting significant progress every week. • Geopolitics: If your team is not local, expect peers who are not willing to share information, and you will be knocking into walls trying to complete a simple task. • Poor documentation: To understand certain things, you have to delve into the code level to understand how interconnections are made. • Poor distribution of IP feature ownership: Some features are only taken care of by one person. If that person is reluctant to share information or is on leave, you have no way to consult that person regarding the feature. • Output-oriented instead of learning-oriented: You will not be given time to learn the big picture of things, but only focus on completing your assigned deliverables. • Unrealistic datelines: Expects new hires to complete four tasks that involve major code development just two months into the job.
- 4.0AMD company reviewDesign Verification Engineer • Current EmployeeMarch 28, 2025Pros: One of the top companies in the VLSI industry.Cons: No real cons working here.
AMD Interview Questions
