Taro Logo

Verification Engineer Intern Interview Experience

February 1, 2012
Neutral ExperienceNo Offer

Process

On campus, only 30 minutes. One engineer and one HR were in a room.

Questions

Block vs. non-block

Register vs. flip-flop

What's C++ STL?

The memory size of STL bitset

Was this helpful?

Interview Statistics

The following metrics were computed from 2 interview experiences for the AMD Verification Engineer Intern role.

Success Rate

50%
Pass Rate

AMD's interview process for their Verification Engineer Intern roles is fairly selective, failing a large portion of engineers who go through it.

Experience Rating

Positive50%
Neutral50%
Negative0%

Candidates reported having very good feelings for AMD's Verification Engineer Intern interview process.

AMD Work Experiences