ASIC Design Verification Engineer Interview Experience - San Diego, California
Process
The first round was a 1-hour phone call. We spoke about a school project, UVM, test bench building, and OOT.
Topics covered included knowledge of pointers, Makefiles, and C Shell.
Basically, the questions were not hard; all answers could be found by Googling online.
I never heard back about a second round.
Questions
There are black box modules, and you know nothing about their behavior, input, or output. Can you create a verification testbench for it?
Was this helpful?
Interview Statistics
The following metrics were computed from 1 interview experience for the Apple ASIC Design Verification Engineer role in San Diego, California.
Success Rate
Apple's interview process for their ASIC Design Verification Engineer roles in San Diego, California is extremely selective, failing the vast majority of engineers.
Experience Rating
Candidates reported having mixed feelings for Apple's ASIC Design Verification Engineer interview process in San Diego, California.
Apple Work Experiences
- 2.0Logical Interview, Felt UnderconfidentASIC Design Verification Engineer • Current EmployeeAustin, Texas, United StatesOctober 21, 2024Pros: Good interview experience. Logical questions asked.Cons: Felt underconfident. Too competitive. Lot of expectations.
- 4.0Challenging role with a wide view of HW systemsASIC Design Verification Engineer • Current EmployeeHaifa, IsraelFebruary 5, 2024Pros: Great people. Work on interesting systems. Great benefits.Cons: Large corporation, slightly sluggish/bureaucratic when it comes to decision-making and the management chain.
- 4.0Stable, Boring, Slow PaceASIC Design Verification Engineer • Current EmployeeCupertino, California, United StatesFebruary 2, 2024Pros: Very stable and secure. Not too much work if you don't volunteer.Cons: Not much growth potential. Very slow and boring.
Apple Interview Questions
