Taro Logo

ASIC Design Engineer Interview Experience

September 23, 2025
Positive ExperienceNo Offer

Process

Behavioral questions (about experiences, also asked for review of code that I made), random digital logic questions (half adder, full adder, etc.), then variety of SystemVerilog coding questions. Also asked a couple of C questions.

Questions

Difference between half and full adder.

Was this helpful?

Interview Statistics

The following metrics were computed from 1 interview experience for the ByteDance ASIC Design Engineer role in United States.

Success Rate

0%
Pass Rate

ByteDance's interview process for their ASIC Design Engineer roles in the United States is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive100%
Neutral0%
Negative0%

Candidates reported having very good feelings for ByteDance's ASIC Design Engineer interview process in United States.

ByteDance Work Experiences