Taro Logo

Applications Engineer Interview Experience - San Jose, California

April 11, 2015
Positive ExperienceNo Offer

Process

Short phone interview with simple questions on resume like how much do you know about Perl, Verilog etc.

Confirmed for onsite interview immediately

Onsite : 3 rounds

1st 45 min didn't involve any questions, just discussion about position

2nd 1 hr heavily on Perl and my experience in scripting

3rd 1.5 hrs on Verilog, FSM, basic SystemVerilog and discussion about position

2nd and 3rd round were mostly coding on white board.

The hiring manager was really nice. Although I could not get an offer, he was extremely helpful and offered me feedback about my interview and we are still in touch.

Questions

Draw FSM for 4 bit counter with load, resetwrite Verilog code for itPerl regex questions

Was this helpful?

Interview Statistics

The following metrics were computed from 4 interview experiences for the Cadence Design Systems Applications Engineer role in San Jose, California.

Success Rate

75%
Pass Rate

Cadence Design Systems's interview process for their Applications Engineer roles in San Jose, California is incredibly easy as the vast majority of engineers get an offer after going through it.

Experience Rating

Positive100%
Neutral0%
Negative0%

Candidates reported having very good feelings for Cadence Design Systems's Applications Engineer interview process in San Jose, California.

Cadence Design Systems Work Experiences