Taro Logo

Validation Engineer Interview Experience - Bengaluru, India

January 1, 2019
Positive ExperienceGot Offer

Process

It was a great experience as the interviewer asked all the questions based on my resume skill set which included advanced digital electronics, Verilog, system Verilog, UVM, and AMBA (AXI-4) protocol.

Questions

Verilog assignment's, System Verilog event scheduler regions, System Verilog testbench hierarchy and UVM basics, Projects of AMBA(AXI-4) protocols and scripting (Perl)

Was this helpful?

Interview Statistics

The following metrics were computed from 1 interview experience for the Cadence Design Systems Validation Engineer role in Bengaluru, India.

Success Rate

100%
Pass Rate

Cadence Design Systems's interview process for their Validation Engineer roles in Bengaluru, India is incredibly easy as the vast majority of engineers get an offer after going through it.

Experience Rating

Positive100%
Neutral0%
Negative0%

Candidates reported having very good feelings for Cadence Design Systems's Validation Engineer interview process in Bengaluru, India.

Cadence Design Systems Work Experiences