Lead PV Engineer
Lead PV Engineer
Environment, staff & leisure are few of the best pros
Monotonous work & old management are few of the cons
Keep the Cadence spirit & culture upgoing.
Was this helpful?
Cadence Design Systems Interview Experiences
Product Engineer
That was from basics to advance. They asked basic Digital circuit and Verilog. Then they asked about my internship, what I learned, and how to tackle the things. Also, they asked which tool I know better.
Software Engineer
3-4 Rounds of interview. In product validation interview they can ask ranging from timing, designing of simple designs in Verilog/VHDL, Perl for automation, simple CMOS basics,
Principal Software Engineer
Multiple rounds- Total four rounds of interview focusing on C++, OOPS, Design Patterns, STL and algorithms. They go deep in any topic- like internal implementation of STL map, lambda function, operator overloading, virtual function. They shared sampl
Product Engineer
Noida, IndiaAugust 1, 2019That was from basics to advance. They asked basic Digital circuit and Verilog. Then they asked about my internship, what I learned, and how to tackle the things. Also, they asked which tool I know better.
Software Engineer
Noida, IndiaJuly 1, 20103-4 Rounds of interview. In product validation interview they can ask ranging from timing, designing of simple designs in Verilog/VHDL, Perl for automation, simple CMOS basics,
Principal Software Engineer
Noida, IndiaMay 1, 2024Multiple rounds- Total four rounds of interview focusing on C++, OOPS, Design Patterns, STL and algorithms. They go deep in any topic- like internal implementation of STL map, lambda function, operator overloading, virtual function. They shared sampl
