Taro Logo

ASIC Design Engineer Interview Experience - New Delhi, India

August 1, 2019
Positive ExperienceNo Offer

Process

The resume shortlisting process was followed by three rounds of technical interviews, with the last being an HR round that was just a formality. The Intel college interview process is totally dependent on luck. Those who went first in the interview, and if they were able to perform averagely, they were still able to get an offer.

Questions

Can you draw a mod-6 down counter?

Write the design flow of an ASIC.

What is the difference between $display, $strobe, and $monitor?

Was this helpful?

Interview Statistics

The following metrics were computed from 1 interview experience for the Intel ASIC Design Engineer role in New Delhi, India.

Success Rate

0%
Pass Rate

Intel's interview process for their ASIC Design Engineer roles in New Delhi, India is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive100%
Neutral0%
Negative0%

Candidates reported having very good feelings for Intel's ASIC Design Engineer interview process in New Delhi, India.

Intel Work Experiences