Taro Logo

Component Debug Engineer Interview Experience - Austin, Texas

February 1, 2016
Positive ExperienceNo Offer

Process

Had a first round of phone screen, followed by an onsite.

The first phone interview asked some basic circuit design questions, CMOS.

The onsite was more difficult, with four rounds of interviews. It focused more on testing your knowledge.

Questions

Interviewed by four people on-site.

  1. Logic and Programming
  2. Circuits
  3. Layout
  4. Problem Solving

Was this helpful?

Interview Statistics

The following metrics were computed from 3 interview experiences for the Intel Component Debug Engineer role in Austin, Texas.

Success Rate

0%
Pass Rate

Intel's interview process for their Component Debug Engineer roles in Austin, Texas is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive33%
Neutral33%
Negative33%

Candidates reported having mixed feelings for Intel's Component Debug Engineer interview process in Austin, Texas.

Intel Work Experiences