Taro Logo

Component Debug Engineer Interview Experience - Boston, Massachusetts

March 1, 2016
Positive ExperienceNo Offer

Process

The process took 2 weeks.

It included:

  • One phone screen interview
  • An onsite interview (Intel Hudson Campus)

The onsite interview consisted of six 1:1 sessions and ran from 9 am to 3 pm.

The interviewers will spend time describing environmental context and will evaluate your problem-solving capability when introduced to new concepts. They are very friendly and will help you arrive at the answer.

Questions

Phone Screen:

  • Difference between FF (Flip-Flop) and latch
  • Charge sharing in dynamic logic circuits
  • Which is faster: PMOS or NMOS, and why?
  • Design for a driver on one end and a receiver on the other, separated by a transmission wire (e.g., Pi model)
  • Design of an AND gate using NOR gates
  • MOSFET characteristics (Saturation, Cut-off)

Onsite:

9:00 AM - 10:00 AM: Manufacturing Test Environment

10:00 AM - 11:00 AM: ATPG-based test content & debug

11:00 AM - 12:00 PM: Functional Content Development & Validation

1:15 PM - 2:30 PM: Silicon debug & triage

2:30 PM - 3:00 PM: Technical Q&A

Was this helpful?

Interview Statistics

The following metrics were computed from 1 interview experience for the Intel Component Debug Engineer role in Boston, Massachusetts.

Success Rate

0%
Pass Rate

Intel's interview process for their Component Debug Engineer roles in Boston, Massachusetts is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive100%
Neutral0%
Negative0%

Candidates reported having very good feelings for Intel's Component Debug Engineer interview process in Boston, Massachusetts.

Intel Work Experiences