The interview was average. It covered basic electronic questions, including Verilog, SystemVerilog (SV), and UVM basics.
The HR round was disappointing. There was no clear communication from the company regarding the next steps in the process. They repeatedly delayed the process without any updates.
Questions on:
The following metrics were computed from 7 interview experiences for the Intel Design Verification Engineer role in India.
Intel's interview process for their Design Verification Engineer roles in India is very selective, failing most engineers who go through it.
Candidates reported having very good feelings for Intel's Design Verification Engineer interview process in India.