Taro Logo

Emulation Engineer Interview Experience - San Jose, California

January 1, 2017
Positive ExperienceNo Offer

Process

Applied through employee referral.

Got a call after 3 weeks.

Scheduled a phone screen for 1 hour.

Asked basic questions on:

  • My resume
  • Digital design and timing
  • SystemVerilog
  • Projects done
  • FPGA Architecture

Questions

Set up time, hold time

Was this helpful?

Interview Statistics

The following metrics were computed from 1 interview experience for the Intel Emulation Engineer role in San Jose, California.

Success Rate

0%
Pass Rate

Intel's interview process for their Emulation Engineer roles in San Jose, California is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive100%
Neutral0%
Negative0%

Candidates reported having very good feelings for Intel's Emulation Engineer interview process in San Jose, California.

Intel Work Experiences