Taro Logo

FPGA Intern Interview Experience - Zapopan, Jalisco

February 1, 2022
Positive ExperienceGot Offer

Process

It was a balanced classic interview. Average questions about the role and skills were asked, along with a challenging problem to take home. There was also a non-technical interview with the team members.

Questions

Implement a C algorithm as a state machine in Verilog.

Was this helpful?

Interview Statistics

The following metrics were computed from 1 interview experience for the Intel FPGA Intern role in Zapopan, Jalisco.

Success Rate

100%
Pass Rate

Intel's interview process for their FPGA Intern roles in Zapopan, Jalisco is incredibly easy as the vast majority of engineers get an offer after going through it.

Experience Rating

Positive100%
Neutral0%
Negative0%

Candidates reported having very good feelings for Intel's FPGA Intern interview process in Zapopan, Jalisco.

Intel Work Experiences