Taro Logo

FPGA Simulation Verification Interview Experience - Chandler, Arizona

October 1, 2021
Positive ExperienceGot Offer

Process

1 screening - 5 onsite rounds.

Tested on SystemVerilog.

  • Write FIFO logic code.
  • Basics of UVM.
  • Design questions like counter, FSM, and pipelining.
  • Verilog questions on execution of the code.
  • Determine output for a snippet of code in Verilog.
  • Previous bugs determined in your project.

Questions

Are you open to relocation?

Was this helpful?

Interview Statistics

The following metrics were computed from 1 interview experience for the Intel FPGA Simulation Verification role in Chandler, Arizona.

Success Rate

100%
Pass Rate

Intel's interview process for their FPGA Simulation Verification roles in Chandler, Arizona is incredibly easy as the vast majority of engineers get an offer after going through it.

Experience Rating

Positive100%
Neutral0%
Negative0%

Candidates reported having very good feelings for Intel's FPGA Simulation Verification interview process in Chandler, Arizona.

Intel Work Experiences