Taro Logo

Silicon Validation Engineer Interview Experience - Vancouver, Canada

January 1, 2017
Neutral ExperienceNo Offer

Process

Interviewed for roughly 40 minutes. First portion was attributed to getting to know me; second portion was focused on a technical programming question. Overall, the interview was relatively relaxed and straightforward. Interviewer was open to hiring people with a variety of personalities. I would recommend reviewing C and Assembly problems to prepare.

Questions

Endian swap.

Was this helpful?

Interview Statistics

The following metrics were computed from 2 interview experiences for the Intel Silicon Validation Engineer role in Vancouver, British Columbia.

Success Rate

0%
Pass Rate

Intel's interview process for their Silicon Validation Engineer roles in Vancouver, British Columbia is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive0%
Neutral100%
Negative0%

Candidates reported having mixed feelings for Intel's Silicon Validation Engineer interview process in Vancouver, British Columbia.

Intel Work Experiences