Taro Logo

Systems Validation Engineer Interview Experience

June 4, 2014
Neutral ExperienceNo Offer

Process

Divide by 2 frequency circuit? MUX using NAND gates only!

Topics:

  1. Logic design
  2. Computer architecture
  3. Validation
  4. Software

More questions to test how well you understand the circuit from system level, buses, and interconnect.

Questions

How is OS behavior simulated in pre-silicon verification?

How would you debug and verify your USB?

FSM machine for a traffic light controller for a 4-way road!

Was this helpful?

Interview Statistics

The following metrics were computed from 17 interview experiences for the Intel Systems Validation Engineer role in United States.

Success Rate

53%
Pass Rate

Intel's interview process for their Systems Validation Engineer roles in the United States is on the easier side as most engineers get an offer after going through it.

Experience Rating

Positive71%
Neutral29%
Negative0%

Candidates reported having very good feelings for Intel's Systems Validation Engineer interview process in United States.

Intel Work Experiences