Can do better
Can do better
Work-life balance
Great managers
Over-validation and lack of accountability
Was this helpful?
Intel Interview Questions
Intel Interview Experiences
Design Verification Engineer
You will need good digital system experience, including state machines, logic gates, and programming. The language used is Verilog. Be prepared to discuss your previous projects. You should promote your technical capabilities and demonstrate a posit
Design Verification Engineer
They asked about my Verilog projects and labs that I took in my coursework, and what I achieved in that lab coursework. The interview went slow. Then questions were on the digital domain. Questions on Verilog and C/C++: * STA * Verilog project
Design Verification Engineer
The interview process consisted of three rounds: two technical rounds and one HR round. The technical rounds focused on digital design and Verilog. They also asked about C concepts that were listed on my resume. The HR round was for introductions a
Design Verification Engineer
MalaysiaDecember 30, 2024You will need good digital system experience, including state machines, logic gates, and programming. The language used is Verilog. Be prepared to discuss your previous projects. You should promote your technical capabilities and demonstrate a posit
Design Verification Engineer
Bengaluru, Karnataka, IndiaAugust 1, 2024They asked about my Verilog projects and labs that I took in my coursework, and what I achieved in that lab coursework. The interview went slow. Then questions were on the digital domain. Questions on Verilog and C/C++: * STA * Verilog project
Design Verification Engineer
Bengaluru, Karnataka, IndiaDecember 1, 2020The interview process consisted of three rounds: two technical rounds and one HR round. The technical rounds focused on digital design and Verilog. They also asked about C concepts that were listed on my resume. The HR round was for introductions a
