Challenging Timetables, Good Manager
Challenging Timetables, Good Manager
Great benefits, decent work-life balance, and with a good manager, career advancement opportunities.
Timetables can be challenging. Consistently trying to do more with less tends to focus on work philosophies that do not always work across different business groups.
Listen to your senior members of staff.
Sometimes old ideas will work with new technologies.
Was this helpful?
Intel Interview Questions
Intel Interview Experiences
Hardware Engineer
Was referred by an employee. Received a call within a week. Only had a phone screen, which was an hour-long interview. Questions covered basic VLSI, synthesis, and scripting. UNIX/Linux and Git questions were also included.
Hardware Engineer
Easy interview. Phone screen followed by an onsite interview with 4 engineers. Covered basic logic, a personality interview, and some hardware questions. Except for one engineer, most of the engineers were courteous. Seemed pretty standard, cons
Hardware Engineer
The interview lasted about 30 minutes, and the interviewer asked mostly about basic electrical engineering. I was interviewing for an ASIC design role, so the interviewer also asked about RTL implementation and logic design.
Hardware Engineer
Folsom, California, United StatesApril 1, 2015Was referred by an employee. Received a call within a week. Only had a phone screen, which was an hour-long interview. Questions covered basic VLSI, synthesis, and scripting. UNIX/Linux and Git questions were also included.
Hardware Engineer
Folsom, California, United StatesMay 1, 2012Easy interview. Phone screen followed by an onsite interview with 4 engineers. Covered basic logic, a personality interview, and some hardware questions. Except for one engineer, most of the engineers were courteous. Seemed pretty standard, cons
Hardware Engineer
Folsom, California, United StatesFebruary 1, 2017The interview lasted about 30 minutes, and the interviewer asked mostly about basic electrical engineering. I was interviewing for an ASIC design role, so the interviewer also asked about RTL implementation and logic design.
