Optimistic Outlook, but Still Pivoting
Optimistic Outlook, but Still Pivoting
Pat has the energy and drive to pull the company out of the slump. Lots of key feature buzzwords being hit by the next products being launched seem to have the investors happy.
Austerity measures have really taken the wind out of the sails. "Do more with less," "think outside the box," but keep everything standardized and have consensus with stakeholders, while simultaneously executing with urgency and quality, can put a lot of stress on a team at the moment.
Enough with the headcount cuts, already!
Additional Ratings
Was this helpful?
Intel Interview Questions
Intel Interview Experiences
Soc Design Verification Engineer
The entire interview experience was very good. Had a brief phone round where I was asked questions on computer architecture fundamentals like cache and pipelining. Then onsite, I had 5 rounds: 4 technical and 1 behavioral. 1. The first round was o
Soc Design Verification Engineer
The interview process consists of: * One managerial round. * Two technical rounds, each with two panel members. * One HR round. The entire process took one month. The focus was mainly on SystemVerilog Assertions (SVA), coverage, and constrained ran
Soc Design Verification Engineer
There were three rounds of interviews, and the process was smooth. The interviewers were clear in their questions. Each round of interview lasted about 1 hour and 15 minutes. Feedback was given in time. Overall, it was a smooth process.
Soc Design Verification Engineer
Fort Collins, Colorado, United StatesMarch 1, 2016The entire interview experience was very good. Had a brief phone round where I was asked questions on computer architecture fundamentals like cache and pipelining. Then onsite, I had 5 rounds: 4 technical and 1 behavioral. 1. The first round was o
Soc Design Verification Engineer
Vancouver, British Columbia, CanadaApril 1, 2025The interview process consists of: * One managerial round. * Two technical rounds, each with two panel members. * One HR round. The entire process took one month. The focus was mainly on SystemVerilog Assertions (SVA), coverage, and constrained ran
Soc Design Verification Engineer
IndiaMay 22, 2025There were three rounds of interviews, and the process was smooth. The interviewers were clear in their questions. Each round of interview lasted about 1 hour and 15 minutes. Feedback was given in time. Overall, it was a smooth process.
