Great. I guess
Great. I guess
- Lots of benefits.
- Everyone is talented, smart, and amazing.
- Lots of opportunity for growth.
- Archaic in some aspects.
- In some instances, there was way too much unnecessary manual work.
- Work-life balance became non-existent with the team I worked with.
Additional Ratings
Was this helpful?
Intel Interview Questions
Intel Interview Experiences
Hardware Intern
I had a video Teams call where I was asked a mix of technical questions. These included a simple programming problem, an electrical diagram interpretation, and some behavioral questions. About a week later, I was contacted again for the next step.
QA Engineer Intern
A brief introduction of the co-op term and the company. Then, some behavioral questions. Finally, some technical questions, including LeetCode Easy, low-level hardware questions, and logic questions. A pleasant interview overall.
Soc Design Verification Engineer
The interview process consists of: * One managerial round. * Two technical rounds, each with two panel members. * One HR round. The entire process took one month. The focus was mainly on SystemVerilog Assertions (SVA), coverage, and constrained ran
Hardware Intern
Vancouver, British Columbia, CanadaSeptember 26, 2025I had a video Teams call where I was asked a mix of technical questions. These included a simple programming problem, an electrical diagram interpretation, and some behavioral questions. About a week later, I was contacted again for the next step.
QA Engineer Intern
Vancouver, British Columbia, CanadaMay 2, 2025A brief introduction of the co-op term and the company. Then, some behavioral questions. Finally, some technical questions, including LeetCode Easy, low-level hardware questions, and logic questions. A pleasant interview overall.
Soc Design Verification Engineer
Vancouver, British Columbia, CanadaApril 1, 2025The interview process consists of: * One managerial round. * Two technical rounds, each with two panel members. * One HR round. The entire process took one month. The focus was mainly on SystemVerilog Assertions (SVA), coverage, and constrained ran
