Taro Logo

FPGA Intern Interview Experience - New York, New York

July 20, 2026
Neutral ExperienceNo Offer

Process

Multiple Zoom-style interviews:- The first one was technical, talking about Verilog/VHDL experience.- The further ones were about just general problem-solving and computer science skills in any language you decided.

Questions

Create a one-cell convolutional layer in Verilog

Was this helpful?

Interview Statistics

The following metrics were computed from 1 interview experience for the Jane Street FPGA Intern role in New York, New York.

Success Rate

0%
Pass Rate

Jane Street's interview process for their FPGA Intern roles in New York, New York is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive0%
Neutral100%
Negative0%

Candidates reported having mixed feelings for Jane Street's FPGA Intern interview process in New York, New York.

Jane Street Work Experiences