worst ever seen
worst ever seen
The role offered a good salary, perks, and an office.
Not supporting, worst management no initial training for fresher
Additional Ratings
Was this helpful?
Marvell Technology Interview Experiences
Design Verification Engineer
1.Interview process and panel is friendly and the question asked in the interview completely technical and total 4 rounds of interviews taken. 2.mainly concentrated on the uvm and scenario based questions
Design Verification Engineer
This role is for low power verif senior engineer, easy interview screening with project manager asked mostly on resume and previous projects, they don’t even get back to you with an automated email also such a waste of candidate time, don’t ever cons
Design Verification Engineer
There were two technical rounds I attended. Both are on SystemVerilog, digital, and UVM. I suggest brush your digital concepts well. Make sure you work on System Verilog constraint thoroughly.
Design Verification Engineer
Bengaluru, IndiaMay 1, 20211.Interview process and panel is friendly and the question asked in the interview completely technical and total 4 rounds of interviews taken. 2.mainly concentrated on the uvm and scenario based questions
Design Verification Engineer
Bengaluru, IndiaApril 1, 2024This role is for low power verif senior engineer, easy interview screening with project manager asked mostly on resume and previous projects, they don’t even get back to you with an automated email also such a waste of candidate time, don’t ever cons
Design Verification Engineer
California City, CaliforniaNovember 1, 2023There were two technical rounds I attended. Both are on SystemVerilog, digital, and UVM. I suggest brush your digital concepts well. Make sure you work on System Verilog constraint thoroughly.
