4 technical rounds FPGA architecture Digital logic Static timing analysis C++ Python Deep dive into past work experience and projects

Each round was a detailed and extensive deep dive into the above topics

A CMOS implementation of XOR gate using minimum number of NAND gates