Taro Logo

Product Development Engineer Interview Experience - Boise, Idaho

October 11, 2025
Neutral ExperienceNo Offer

Process

Substrate CMOS diagram, DFT MBIST Verilog and Python code, etc. Behavioral couple questions. Tool used for ATPG, scan chain concepts, C programming, ASIC flow, timing analysis. Pretty broad scope of work.

Questions

Substrate of CMOS inverter and its connections

Was this helpful?

Interview Statistics

The following metrics were computed from 1 interview experience for the Micron Technology Product Development Engineer role in Boise, Idaho.

Success Rate

0%
Pass Rate

Micron Technology's interview process for their Product Development Engineer roles in Boise, Idaho is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive0%
Neutral100%
Negative0%

Candidates reported having mixed feelings for Micron Technology's Product Development Engineer interview process in Boise, Idaho.