Taro Logo

ASIC Design Engineer Internship Interview Experience - Madison, Wisconsin

September 1, 2010
Neutral ExperienceNo Offer

Process

Nvidia came to campus for a job fair. They gave out question papers to solve, specific to the position you were applying for.

I applied for the Hardware ASIC position and was given a Qn paper that had the following questions on it:

  • Design some circuit using 2x1 mux only.
  • Calculate the number of logic 1's in a given input using combinational logic only.
  • Design a CMOS AND gate.
  • And some basic logic-based questions.

The questions were pretty much basic level. I got through to the second round and was selected for phone interviews, which I believe will consist of 3 rounds.

I will update on how it went.

Cheers, ATB

Questions

Design a circuit using only 2x1 multiplexers.

Design a CMOS AND gate.

Calculate the number of logic 1's in a given input using combinational logic only.

Answer some basic logic-based questions.

Was this helpful?

Interview Statistics

The following metrics were computed from 1 interview experience for the Nvidia ASIC Design Engineer Internship role in Madison, Wisconsin.

Success Rate

0%
Pass Rate

Nvidia's interview process for their ASIC Design Engineer Internship roles in Madison, Wisconsin is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive0%
Neutral100%
Negative0%

Candidates reported having mixed feelings for Nvidia's ASIC Design Engineer Internship interview process in Madison, Wisconsin.

Nvidia Work Experiences