You will be asked some questions about circuit design and familiarity with Verilog, Python, and algorithms. The questions are not very advanced, as long as you are in this area. There is a 10-minute Q&A session after the interview. You can ask your questions during that.
Verilog blocking and non-blocking assignments.
Pattern detection.
Python code and its complexity.
The following metrics were computed from 1 interview experience for the Nvidia ASIC Efficiency Engineer role in Santa Clara, California.
Nvidia's interview process for their ASIC Efficiency Engineer roles in Santa Clara, California is extremely selective, failing the vast majority of engineers.
Candidates reported having very good feelings for Nvidia's ASIC Efficiency Engineer interview process in Santa Clara, California.