Good company, but intern placement somewhat random
Good company, but intern placement somewhat random
Cool culture, discounted dinner. People are pretty upbeat about their jobs in general. Lots of young managers. The campus is nice.
It seems like not much thought is put into intern placement. I was placed into a software role even though I am an EE. I know a CS intern who was placed in hardware.
Was this helpful?
Nvidia Interview Questions
Nvidia Interview Experiences
System Software Engineer
It was good. They asked some technical questions about C++ and low-level systems. Then we went over OOP (Object-Oriented Programming) concepts. He was genuinely nice and interested to hear about my experience.
Senior Software Engineer
I was contacted by a recruiter after applying. Then, all correspondence seemed like boilerplate scheduling emails; I don't think the recruiter/scheduler spent any time crafting custom responses. I did an initial informational/technical screening, fo
Senior ASIC Design Engineer
The interview process consisted of two tech screens, followed by a panel. Interview questions were standard design problems, targeting both Verilog coding ability and problem-solving skills. Interviewers looked more at thought process than specific s
System Software Engineer
Santa Clara, California, United StatesNovember 21, 2025It was good. They asked some technical questions about C++ and low-level systems. Then we went over OOP (Object-Oriented Programming) concepts. He was genuinely nice and interested to hear about my experience.
Senior Software Engineer
Santa Clara, California, United StatesNovember 9, 2025I was contacted by a recruiter after applying. Then, all correspondence seemed like boilerplate scheduling emails; I don't think the recruiter/scheduler spent any time crafting custom responses. I did an initial informational/technical screening, fo
Senior ASIC Design Engineer
Santa Clara, California, United StatesNovember 4, 2025The interview process consisted of two tech screens, followed by a panel. Interview questions were standard design problems, targeting both Verilog coding ability and problem-solving skills. Interviewers looked more at thought process than specific s
