Taro Logo

ASIC Design Verification Engineer Intern Interview Experience - Bengaluru, India

September 1, 2026
Positive ExperienceNo Offer

Process

The interview was based on reviewing the OA answers and resume. They asked me to explain the working of FIFO in detail as that was one question I missed in the OA. Then they asked basic digital electronics, Verilog questions. They also asked a lot of System Verilog basics since it is a verification role.

Was this helpful?

Interview Statistics

The following metrics were computed from 1 interview experience for the NXP Semiconductors ASIC Design Verification Engineer Intern role in Bengaluru, India.

Success Rate

0%
Pass Rate

NXP Semiconductors's interview process for their ASIC Design Verification Engineer Intern roles in Bengaluru, India is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive100%
Neutral0%
Negative0%

Candidates reported having very good feelings for NXP Semiconductors's ASIC Design Verification Engineer Intern interview process in Bengaluru, India.