Taro Logo

Engineer Interview Experience - Patiala, India

October 1, 2017
Positive ExperienceNo Offer

Process

Shortlisting based on details Test of technical electronics based questions Like digital, analog, embedded, microprocessors

Interviews were only technical Didn't get to HR process Proper technical knowledge needed Cmos logic design Mirror, gates, flip flops, zener diode, avalanche process

Questions

The topic is CMOS logic design.

Was this helpful?

Interview Statistics

The following metrics were computed from 1 interview experience for the NXP Semiconductors Engineer role in Patiala, India.

Success Rate

0%
Pass Rate

NXP Semiconductors's interview process for their Engineer roles in Patiala, India is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive100%
Neutral0%
Negative0%

Candidates reported having very good feelings for NXP Semiconductors's Engineer interview process in Patiala, India.