Taro Logo

ASIC Design Verification Engineer Interview Experience

February 1, 2025
Positive ExperienceNo Offer

Process

I applied online.

Got a call from HR to know about the basic details.

The first round of technical interview was with the Team Lead. It was a 1-hour virtual interview.

Questions

Calculate bandwidth for a 16-bit data bus with a data rate of 50 MHz, considering only 25% of the time.

Was this helpful?

Interview Statistics

The following metrics were computed from 1 interview experience for the Palo Alto Networks ASIC Design Verification Engineer role in United States.

Success Rate

0%
Pass Rate

Palo Alto Networks's interview process for their ASIC Design Verification Engineer roles in the United States is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive100%
Neutral0%
Negative0%

Candidates reported having very good feelings for Palo Alto Networks's ASIC Design Verification Engineer interview process in United States.

Palo Alto Networks Work Experiences