Taro Logo

ASIC Display Verification Engineer Interview Experience - Ontario, California

July 14, 2021
Positive ExperienceGot Offer

Process

One interview of two hours with 3-4 managers.

Basic questions covered test plans, assertions, coverage, OOP, and a C program (with pointers).

Also included design questions related to clock skew, clock domain crossing, setup and hold time definitions, and solutions for violations.

Questions

How to make a NOR gate using a two-input MUX.

Was this helpful?

Interview Statistics

The following metrics were computed from 1 interview experience for the Qualcomm ASIC Display Verification Engineer role in Ontario, California.

Success Rate

100%
Pass Rate

Qualcomm's interview process for their ASIC Display Verification Engineer roles in Ontario, California is incredibly easy as the vast majority of engineers get an offer after going through it.

Experience Rating

Positive100%
Neutral0%
Negative0%

Candidates reported having very good feelings for Qualcomm's ASIC Display Verification Engineer interview process in Ontario, California.

Qualcomm Work Experiences