Taro Logo

Verification Engineer Interview Experience

March 1, 2013
Neutral ExperienceNo Offer

Process

Had a phone interview with a screener. Was asked general questions about past projects and my role in them, specifically regarding SystemVerilog and UVM.

Questions

How do you connect UVM objects?

Was this helpful?

Interview Statistics

The following metrics were computed from 24 interview experiences for the Qualcomm Verification Engineer role in United States.

Success Rate

25%
Pass Rate

Qualcomm's interview process for their Verification Engineer roles in the United States is very selective, failing most engineers who go through it.

Experience Rating

Positive58%
Neutral29%
Negative13%

Candidates reported having very good feelings for Qualcomm's Verification Engineer interview process in United States.

Qualcomm Work Experiences