Overall, it was a straightforward process.
The hiring manager reached out via email to schedule an interview. I was asked to create a 15-minute presentation regarding my personal background and past projects.
During the interview, I met with two engineers on the team over Zoom. They asked some technical questions and described the role in more detail.
How would you verify a Verilog design?
The following metrics were computed from 1 interview experience for the Samsung SoC Design Verification role in San Jose, California.
Samsung's interview process for their SoC Design Verification roles in San Jose, California is incredibly easy as the vast majority of engineers get an offer after going through it.
Candidates reported having very good feelings for Samsung's SoC Design Verification interview process in San Jose, California.