Taro Logo

Software Engineer I: Verification IP

Global electronic design automation company providing software, hardware, and IP for semiconductor chip design.
Backend
Entry-Level Software Engineer
In-Person
5,000+ Employees
Enterprise SaaS · Hardware

Description For Software Engineer I: Verification IP

Cadence Design Systems, a leading provider of electronic design automation solutions, is seeking an Entry-Level Software Engineer for their Verification IP team in Belo Horizonte, Brazil. As an industry leader in Verification IP (VIP), Cadence supports over 40 communication protocols and 60 memory interfaces. This role focuses on PCIe/CXL verification IP development, requiring strong programming skills in C/C++ and understanding of hardware verification concepts. The position offers an opportunity to work with cutting-edge technology in semiconductor design, collaborating with a global team on complex industry-leading software solutions. Cadence is recognized as a Fortune 100 Best Company to Work For, offering a collaborative environment and competitive benefits. The role combines software development with hardware verification, making it ideal for recent graduates with a strong technical foundation who want to impact the future of semiconductor technology. The company's products are crucial in various sectors including mobile, cloud datacenter, automotive, and IoT, offering extensive growth opportunities.

Last updated 10 days ago

Responsibilities For Software Engineer I: Verification IP

  • Be part of PCIe/CXL verification IP team and development efforts
  • Responsible for software development and validation of PCIe/CXL Verification IP
  • Participate in development efforts of the PCIe/CXL product
  • Work with multi-site and diverse team
  • Work with technical support lead and key customers to resolve implementation or usage issues

Requirements For Software Engineer I: Verification IP

  • Bachelor's degree in Electrical Engineering/Computer Science or related field
  • Algorithms and data structures knowledge
  • Experience in C/C++ programming
  • Great verbal and written communication in English and Portuguese

Benefits For Software Engineer I: Verification IP

  • Competitive benefits
  • 40 hours/week
  • CLT employment category

Interested in this job?

Jobs Related To Cadence Design Systems Software Engineer I: Verification IP