Taro Logo

PHY Validation Engineer

Cisco is a worldwide leader in technology that powers the internet, focusing on networking, security, and enterprise solutions.
Caesarea, Israel
Embedded
Mid-Level Software Engineer
In-Person
5,000+ Employees
3+ years of experience
Enterprise SaaS · Networking

Job Description

Join Cisco Silicon One as a PHY Validation Engineer in a role that combines cutting-edge technology with hands-on engineering. You'll be part of the post-silicon validation team working on SerDes communication IP, developing automation infrastructure and handling system aspects of PHY technology. This position offers the unique opportunity to work in a startup-like atmosphere within a stable, industry-leading corporation.

The role is based in Cisco's design center in Caesarea, Israel, where all silicon hardware and software development disciplines are housed under one roof. You'll be contributing to Cisco's revolutionary Silicon One technology, which is transforming the industry by providing a unified, programmable silicon architecture for the 5G era.

As a PHY Validation Engineer, you'll work with the latest silicon technologies and processes, building large-scale devices at the edge of feasibility. The position requires a strong background in electrical engineering or computer science, with expertise in programming languages like Python, C++, and C#. Knowledge of post-silicon validation, automation, and DSP architectures is essential.

Cisco offers comprehensive benefits including medical, dental, and vision insurance, 401(k) with company match, flexible vacation time, and opportunities for professional development. The company culture promotes diversity, inclusion, and work-life balance, with programs like paid volunteer time and various employee resource organizations.

This is an excellent opportunity for someone passionate about hardware engineering and validation who wants to make a significant impact on the future of networking technology while working with a global leader in the field.

Last updated 2 months ago

Responsibilities For PHY Validation Engineer

  • Join post silicon validation team in PHY system group at Cisco Silicon One
  • Work with PHY and system aspects of SerDes communication IP
  • Develop automation infrastructure and tools
  • Handle PHY FW, calibrations, system definitions and operations
  • Work on post-silicon validation

Requirements For PHY Validation Engineer

Python
Linux
  • B.Sc/M.Sc in Electrical Engineer / Computer Science
  • Experience with C++/C#, Python
  • Knowledge in post-silicon validation or automation for networking systems
  • Knowledge in communication and signal processing
  • Knowledge in Linux, Git, Data Bases
  • Knowledge in development of GUI
  • Experience with Jenkins Devops environment
  • System orientation with multi-disciplinary approach

Benefits For PHY Validation Engineer

Medical Insurance
Dental Insurance
Vision Insurance
401k
  • Medical insurance
  • Dental insurance
  • Vision insurance
  • 401(k) with company match
  • Short and long-term disability coverage
  • Basic life insurance
  • Up to 12 paid holidays per year
  • Vacation Time Off
  • Sick Time Off
  • Paid time for volunteering

Related Jobs

PHY System Engineer

PHY System Engineer position at Cisco, working on silicon development and system solutions for next-generation network devices.

Pre-Silicon Performance Validation Engineer

Pre-Silicon Performance Validation Engineer role at NVIDIA focusing on DPU validation, requiring 3+ years ASIC experience and expertise in RTL debug and performance analysis.

SoC DFT Engineer, Google Cloud

SoC DFT Engineer position at Google Cloud, focusing on defining and implementing advanced Design For Test methodologies for digital and mixed-signal chips.

SoC Formal Verification Engineer, Google Cloud

SoC Formal Verification Engineer position at Google Cloud, focusing on hardware verification for custom silicon solutions and next-generation computing infrastructure.

SoC Test Engineer, Google Cloud

SoC Test Engineer position at Google Cloud, focusing on developing and implementing test strategies for high-performance computing products and custom silicon solutions.