Taro Logo

High Speed Interface Design Engineer, Silicon

Google organizes the world's information and makes it universally accessible and useful, combining AI, Software, and Hardware to create radically helpful experiences.
New Taipei, Banqiao District, New Taipei City, Taiwan
Embedded
Staff Software Engineer
In-Person
5,000+ Employees
8+ years of experience
Enterprise SaaS · Hardware

Job Description

Google is seeking a High Speed Interface Design Engineer to join their Silicon team, focusing on developing custom silicon solutions that power Google's direct-to-consumer products. This role combines hardware expertise with Google's cutting-edge technology to create innovative solutions used by millions worldwide.

The position requires deep expertise in SERDES design, mixed-signal IPs, and CMOS technology. You'll work on critical components including PLLs, DLLs, differential line drivers, and clock recovery circuits. The role involves collaboration across multiple teams, from architecture definition to post-silicon validation.

This is an excellent opportunity for an experienced engineer to impact Google's hardware future. You'll be working with state-of-the-art technology and contributing to products that push the boundaries of what's possible in consumer electronics. The role offers exposure to various aspects of silicon design, from specification to productization.

Google provides a collaborative environment where you'll work with talented engineers and architects. They offer comprehensive benefits and are committed to diversity and inclusion. The position is based in New Taipei City, Taiwan, where you'll be part of Google's growing hardware engineering team.

If you have a passion for high-speed interface design, silicon development, and want to work on products that impact millions of users, this role offers the perfect blend of technical challenge and real-world impact.

Last updated 2 months ago

Responsibilities For High Speed Interface Design Engineer, Silicon

  • Collaborate with architects and cross-functional teams to define high speed I/O specification and components
  • Study specifications, build models and analyze the budget for high speed I/O components
  • Perform mixed-signal circuit design, simulation, and verification for critical high speed I/O components
  • Collaborate with cross-functional teams for robust circuit performance
  • Participate in post-silicon validation, debug, and characterization efforts

Requirements For High Speed Interface Design Engineer, Silicon

  • Bachelor's degree in Electrical Engineering, a related field, or equivalent practical experience
  • 8 years of experience with Serializer/Deserializer (SERDES) key sub-blocks design
  • Experience with lab bring-up, silicon characterization, and debug of mixed-signal IPs
  • Experience with CMOS design, layout and validation

Related Jobs

High Speed Interface Design Engineer, Silicon

Design high-speed interface circuits for Google's custom silicon, focusing on SERDES, PLL, and mixed-signal design for next-generation hardware products.

Senior Platform System Architect, Silicon

Senior Platform System Architect position at Google focusing on custom silicon solutions and SoC architecture for consumer products, combining hardware expertise with AI integration.

Tensor SoC System Software Engineer, Silicon

Senior system software engineering role focusing on Tensor SoC development, combining Linux kernel expertise with hardware-software integration for Google's custom silicon initiatives.

Tensor SoC System Software Engineer, Silicon

Senior system software engineering role at Google focusing on Tensor SoC development, requiring expertise in Linux kernel, Android systems, and hardware-software integration.

(IOT) Windows on Arm PCIe SW Customer Support Engineer

Staff-level Software Customer Support Engineer position at Qualcomm focusing on Windows on Arm PCIe development and customer support in Taipei.