Taro Logo

High Speed Interface Design Engineer, Silicon

Google's mission is to organize the world's information and make it universally accessible and useful.
New Taipei, Banqiao District, New Taipei City, TaiwanZhubei, Zhubei City, Hsinchu County, Taiwan 302
Embedded
Staff Software Engineer
In-Person
5,000+ Employees
8+ years of experience
AI · Enterprise SaaS
This job posting is no longer active. Check out these related jobs instead:
High Speed Interface Design Engineer, Silicon

Design high-speed interface circuits for Google's custom silicon, focusing on SERDES, PLL, and mixed-signal design for next-generation hardware products.

Senior Platform System Architect, Silicon

Senior Platform System Architect position at Google focusing on custom silicon solutions and SoC architecture for consumer products, combining hardware expertise with AI integration.

Tensor SoC System Software Engineer, Silicon

Senior system software engineering role focusing on Tensor SoC development, combining Linux kernel expertise with hardware-software integration for Google's custom silicon initiatives.

Tensor SoC System Software Engineer, Silicon

Senior system software engineering role at Google focusing on Tensor SoC development, requiring expertise in Linux kernel, Android systems, and hardware-software integration.

High Speed Interface Design Engineer, Silicon

Design and develop high-speed interfaces for Google's custom silicon solutions, focusing on SERDES design and mixed-signal circuit implementation.

Job Description

Google is seeking a High Speed Interface Design Engineer to join their Silicon team, focusing on developing custom silicon solutions that power Google's direct-to-consumer products. This role combines the best of Google AI, Software, and Hardware to create innovative experiences. The position requires extensive experience in SERDES design and mixed-signal circuit development.

The ideal candidate will work on critical high-speed I/O components, including PLLs, DLLs, differential line drivers, and clock recovery circuits. They will collaborate with cross-functional teams to define specifications, build models, and ensure robust circuit performance. The role involves both design and validation phases, requiring expertise in CMOS design and silicon characterization.

This is an opportunity to shape the next generation of hardware experiences at Google, delivering unparalleled performance and efficiency. The position offers the chance to work on products used by millions worldwide, combining technical expertise with real-world impact. The team's mission aligns with Google's broader goal of organizing world's information and making it universally accessible.

The role requires strong technical skills in circuit design and validation, combined with collaborative abilities to work across different teams. Successful candidates will contribute to the full product lifecycle, from specification to productization, making this an ideal position for experienced engineers looking to make a significant impact in hardware development at a leading tech company.

Last updated 20 days ago

Responsibilities For High Speed Interface Design Engineer, Silicon

  • Collaborate with architects and cross-functional teams to define high speed I/O specification and components
  • Study specifications, build models and analyze the budget for high speed I/O components
  • Perform mixed-signal circuit design, simulation, and verification for critical high speed I/O components
  • Collaborate with cross-functional teams, including digital design, layout, verification, and system integration
  • Participate in post-silicon validation, debug, and characterization efforts

Requirements For High Speed Interface Design Engineer, Silicon

  • Bachelor's degree in Electrical Engineering, a related field, or equivalent practical experience
  • 8 years of experience with Serializer/Deserializer (SERDES) key sub-blocks design
  • Experience with lab bring-up, silicon characterization, and debug of mixed-signal IPs
  • Experience with CMOS design, layout and validation