Taro Logo

Junior SoC IP Design Engineer, Google Cloud

Google is a global technology company that designs and develops cloud computing, search, software, and hardware products.
Embedded
Entry-Level Software Engineer
In-Person
5,000+ Employees
1+ year of experience
AI · Enterprise SaaS · Cloud
This job posting is no longer active. Check out these related jobs instead:

Job Description

Join Google Cloud's innovative team as a Junior SoC IP Design Engineer, where you'll be at the forefront of developing custom silicon solutions that power Google's future direct-to-consumer products. As part of the ML, Systems, & Cloud AI (MSCA) organization, you'll work on hardware and systems infrastructure that supports all Google services and Google Cloud.

The role involves designing and implementing critical SoC components, working with cutting-edge technologies in hardware design. You'll be responsible for RTL development, system verification, and collaborating with cross-functional teams to deliver high-performance computing solutions. This position offers the opportunity to work on projects that directly impact billions of users worldwide.

The ideal candidate should have a strong foundation in digital logic design and RTL concepts, with experience in Verilog or SystemVerilog. Knowledge of PCIe, UCIe, DDR, AXI, or ARM processors is highly valued. You'll be working in a collaborative environment, contributing to Google's mission of advancing hyperscale computing while ensuring security, efficiency, and reliability.

This is an excellent opportunity for someone early in their career to join a world-class team and make significant contributions to Google's hardware infrastructure. The role offers exposure to advanced technologies and the chance to work on projects that shape the future of cloud computing and AI infrastructure.

Last updated 8 days ago

Responsibilities For Junior SoC IP Design Engineer, Google Cloud

  • Define the SoC/Block level design document such as interface protocol, block diagram, transaction flow, pipeline etc.
  • Perform RTL development (coding and debug in Verilog, SystemVerilog), function/performance simulation debug and Lint/CDC/FV/UPF checks
  • Participate in synthesis, timing/power closure and ASIC silicon bring-up
  • Participate in test plan and coverage analysis of the block and SOC-level verification
  • Communicate and work with multi-disciplined and multi-site teams

Requirements For Junior SoC IP Design Engineer, Google Cloud

Linux
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience
  • 1 year of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or SystemVerilog
  • Experience with design sign off and quality tools (Lint, CDC, etc.)

Benefits For Junior SoC IP Design Engineer, Google Cloud

Medical Insurance
Dental Insurance
Vision Insurance
401k
Parental Leave
  • Comprehensive health benefits
  • Retirement plans
  • Parental leave