SoC DFT Engineer, Google Cloud
Job Description
Google Cloud is seeking a System on a Chip (SoC) Design for Test (DFT) Engineer to join their ML, Systems, & Cloud AI (MSCA) organization. This role is crucial in defining, implementing, and deploying advanced DFT methodologies for digital or mixed-signal chips. The position involves working on custom silicon solutions that power Google's direct-to-consumer products, contributing to innovations that impact millions of users worldwide.
The role sits within Google's MSCA organization, which is responsible for designing and managing hardware, software, machine learning, and systems infrastructure for all Google services and Google Cloud. The team prioritizes security, efficiency, and reliability across all projects, from developing TPUs to running global networks. Their work has a significant impact on software and hardware, including Google Cloud's Vertex AI platform.
As a DFT Engineer, you'll be responsible for defining silicon test strategies, creating DFT specifications for next-generation SoCs, and working closely with test engineers for post-silicon debugging. The role requires expertise in DFT methodologies, verification, and industry-standard tools, with a focus on implementing comprehensive test solutions for complex silicon designs.
The position offers the opportunity to work on cutting-edge technology at one of the world's leading tech companies, with access to state-of-the-art tools and resources. You'll be part of a team pushing the boundaries of hardware development, contributing to products that shape the future of computing and artificial intelligence. The role requires a blend of technical expertise, innovative thinking, and collaborative skills to succeed in Google's dynamic environment.
Responsibilities For SoC DFT Engineer, Google Cloud
- Develop DFT strategy and architecture (e.g., Memory Built-In Self Test (MBIST), Automatic Test Pattern Generation (ATPG), hierarchical DFT)
- Complete all Test Design Rule Checks (TDRC) and design changes to fix TDRC violations to achieve high-test quality
- Insert DFT logic, boundary scan, scan chains, DFT Compression, Logic Built-In Self Test, Test Access Point (TAP) controller, clock control block, and other DFT IP blocks
- Insert MBIST logic including test collar around memories, MBIST controllers, eFuse logic, and connect to core and TAP interfaces
- Document DFT architecture, test sequences, and boot-up sequences associated with test pins
Requirements For SoC DFT Engineer, Google Cloud
- Bachelor's degree in Electrical Engineering, a related field, or equivalent practical experience
- 3 years of experience with Design For Test (DFT) methodologies, DFT verification, and industry-standard DFT tools
- Experience with ASIC DFT synthesis, simulation, and verification flow
- Experience in DFT specification, definition, architecture, and insertion
Related Jobs
