Taro Logo

SOC Clock Distribution Engineer

NVIDIA is the world leader in accelerated computing, pioneering AI and digital twins technology to transform industries.
Embedded
Mid-Level Software Engineer
In-Person
5,000+ Employees
3+ years of experience
AI · Hardware

Job Description

NVIDIA, the world leader in accelerated computing, is seeking a SOC Clock Distribution Engineer to join their System-On-Chip (SOC) group. This role focuses on designing and implementing critical clock distribution solutions for complex chips containing billions of transistors. The position offers an opportunity to work on cutting-edge technology that powers AI, robots, and self-driving cars.

As a SOC Clock Distribution Engineer, you'll be immersed in challenging work involving physical design optimization, chip integration, and verification. The role requires expertise in clock distribution within multi-power and timing-constrained environments. You'll collaborate directly with various teams including Physical Design, CAD, Package Design, Software, and DFT teams.

The ideal candidate brings 3+ years of chip design experience, strong physical design skills, and programming proficiency. You'll be working in a diverse, supportive environment where innovation is encouraged and your work will have a direct impact on next-generation computing solutions. NVIDIA offers competitive compensation and comprehensive benefits, making it one of the technology world's most desirable employers.

This position represents an opportunity to be at the forefront of accelerated computing and AI technology, working on projects that push the boundaries of what's possible in chip design. You'll be part of a team that's defining the next era of computing, where GPUs serve as the brains of computers, robots, and autonomous vehicles that can understand the world.

Last updated 8 days ago

Responsibilities For SOC Clock Distribution Engineer

  • Designing and implementing SOC level clock requirements
  • Working on chip level design, including partitioning, CDC, trial synthesis, design quality checks
  • Working on functional and structural challenges including functional debug, physical design readiness, resolve design quality issues

Requirements For SOC Clock Distribution Engineer

Python
  • B.SC. in Electrical Engineering/Computer Engineering
  • 3+ years of confirmed experience in chip design
  • Hands on physical design skills in clock distribution in tight multi power and timing/layout constrained products
  • Proficiency in at least one common scripting languages like perl, python, bash, Tcl
  • Phenomenal teammate

Benefits For SOC Clock Distribution Engineer

Medical Insurance
  • Competitive salaries
  • Comprehensive benefits package

Related Jobs

Pre-Silicon Performance Validation Engineer

Pre-Silicon Performance Validation Engineer role at NVIDIA focusing on DPU validation, requiring 3+ years ASIC experience and expertise in RTL debug and performance analysis.

Firmware Design Engineer

Firmware Design Engineer position at NVIDIA, developing embedded systems and firmware for networking products, requiring 2+ years of experience and strong C programming skills.

Power and Performance Characterization Engineer

Power and Performance Characterization Engineer position at NVIDIA, focusing on ASIC testing, power measurement, and hardware-software integration.

Power and Performance Characterization Software Engineer

Software Engineering role at NVIDIA focusing on embedded systems and networking protocols, requiring 4+ years of experience in C/C++ development and hardware applications.

Software Engineer

Software Engineer position at NVIDIA focusing on firmware verification and development for next-generation networking products, requiring C++, Python, and embedded systems expertise.