The interview began with a HackerRank quiz asking questions related to Digital Logic design and Boolean algebra. Meeting the minimum requirements for this led to a 30-minute phone screen interview testing Verilog skills and Digital Logic design knowledge.
What are latch and hold times?
The following metrics were computed from 2 interview experiences for the Akuna Capital FPGA role in United States.
Akuna Capital's interview process for their FPGA roles in the United States is extremely selective, failing the vast majority of engineers.
Candidates reported having mixed feelings for Akuna Capital's FPGA interview process in United States.