Taro Logo

Design Verification Engineer Interview Experience - Marlborough, Massachusetts

November 1, 2021
Positive ExperienceGot Offer

Process

2 screening rounds (academic and professional projects, FSM design, SV assertions) on MS Teams.

5 final rounds of interview in 1 day, covering concepts on Verilog, SV, UVM, computer architecture, C++ coding, and logic design.

Questions

C++ coding for LRU policy in cache memory design

Was this helpful?

Interview Statistics

The following metrics were computed from 1 interview experience for the AMD Design Verification Engineer role in Marlborough, Massachusetts.

Success Rate

0%
Pass Rate

AMD's interview process for their Design Verification Engineer roles in Marlborough, Massachusetts is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive100%
Neutral0%
Negative0%

Candidates reported having very good feelings for AMD's Design Verification Engineer interview process in Marlborough, Massachusetts.

AMD Work Experiences