ASIC Design Engineer Interview Experience - Cupertino, California
Process
Slow, slow, slow.
Is HR overwhelmed?
I spoke with a hiring manager and then a few engineers. They asked about my current role and then a few technical questions.
The technical questions were simple. I was not a good match for the position. They included topics like X-propagation, non-blocking vs. blocking assignments, and generic async FIFO questions.
These are things you should know, but might not have stock answers for. Study up on the basics.
Questions
Write some Verilog for a 3-to-1 arbiter.
It has one priority client and two clients managed by a round-robin scheme.
Was this helpful?
Interview Statistics
The following metrics were computed from 4 interview experiences for the Apple ASIC Design Engineer role in Cupertino, California.
Success Rate
Apple's interview process for their ASIC Design Engineer roles in Cupertino, California is extremely selective, failing the vast majority of engineers.
Experience Rating
Candidates reported having very good feelings for Apple's ASIC Design Engineer interview process in Cupertino, California.
Apple Work Experiences
- 4.0Impactful Projects, OverwhelmedASIC Design Engineer • Current EmployeeCupertino, California, United StatesMarch 8, 2025Pros: Work on a lot of impactful projects.Cons: Too many projects all at once.
- 3.0Good Products, High StressASIC Design Engineer • Current EmployeeCupertino, California, United StatesFebruary 28, 2025Pros: Get to work on good products.Cons: High stress, less flexibility, siloed.
- 4.0Good package. No WLBASIC Design Engineer • Current EmployeeCupertino, California, United StatesOctober 15, 2022Pros: Pay is good. Employee benefits are good.Cons: No work-life balance. Toxic culture in some teams.
Apple Interview Questions
