Taro Logo

ASIC Design Verification Engineer Intern Interview Experience - Stuttgart, Germany

October 1, 2023
Positive ExperienceNo Offer

Process

The interview process involved several steps:

  • First step: I was contacted by the recruiter via email.
  • Second step: An initial technical screening with the DV team leader, covering topics such as OOP, classes, interfaces, and design patterns. General questions on formal verification and UVM were also discussed.
  • Third step: Four technical assessments with different engineers from the team, delving deeper into design patterns and OOP. This included the examination of a simple circuit, with inquiries on how to verify its functionality and discuss verification strategies on CoderPad.

No coding exercises were included.

I did not receive the offer because I didn't delve into the details, despite answering all the questions correctly.

The process was time-consuming, and preparation took a significant amount of time.

A normal student with basic knowledge of UVM, even if not explicitly listed in the technical skills, would not be enough. You need to be overqualified to secure the internship.

Questions

Abstract class vs. Interface, inheritance, polymorphism, etc.

Observer and Factory design patterns in detail.

Log file output analysis.

Behavioral questions.

Giving basic and simple designs with some specifications and elaborating a strategy to verify them.

Was this helpful?

Interview Statistics

The following metrics were computed from 1 interview experience for the Apple ASIC Design Verification Engineer Intern role in Stuttgart, Germany.

Success Rate

0%
Pass Rate

Apple's interview process for their ASIC Design Verification Engineer Intern roles in Stuttgart, Germany is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive100%
Neutral0%
Negative0%

Candidates reported having very good feelings for Apple's ASIC Design Verification Engineer Intern interview process in Stuttgart, Germany.

Apple Work Experiences