Taro Logo

Design Verification Engineer Interview Experience - Cupertino, California

June 1, 2012
Positive ExperienceGot Offer

Process

Phone interview and an onsite interview covering:

  • Different clock domain verification
  • The concept of virtual functions and pure functions in C++
  • How to write a C program to determine if a machine is big-endian or little-endian

Questions

Setup/hold time

Verification coverages and types

Was this helpful?

Interview Statistics

The following metrics were computed from 15 interview experiences for the Apple Design Verification Engineer role in Cupertino, California.

Success Rate

0%
Pass Rate

Apple's interview process for their Design Verification Engineer roles in Cupertino, California is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive47%
Neutral47%
Negative7%

Candidates reported having very good feelings for Apple's Design Verification Engineer interview process in Cupertino, California.

Apple Work Experiences