Design Verification Engineer Interview Experience - Palo Alto, California
Process
The phone interview was quite easy, mainly focusing on my resume.
For the onsite interview, I had six interviewers. Four of them asked normal questions, but two asked very difficult questions with very few hints.
The result came out really fast, just 10 minutes after I finished my interview.
Questions
-
In a certain protocol, why is the ready signal
inoutinstead ofout? -
About the refresh in DDR2.
-
FSM.
-
SystemVerilog, Verilog, C, Perl (also questions about OOP).
-
Bit operations.
Was this helpful?
Interview Statistics
The following metrics were computed from 1 interview experience for the Apple Design Verification Engineer role in Palo Alto, California.
Success Rate
Apple's interview process for their Design Verification Engineer roles in Palo Alto, California is extremely selective, failing the vast majority of engineers.
Experience Rating
Candidates reported having mixed feelings for Apple's Design Verification Engineer interview process in Palo Alto, California.
Apple Work Experiences
- 4.0Loved Work, Few FriendsDesign Verification Engineer • Current EmployeeCupertino, California, United StatesDecember 23, 2023Pros: Loved the work, felt meaningful.Cons: wasn't able to meet many people
- 5.0Great Internship ExperienceDesign Verification Engineer • Former EmployeeAustin, Texas, United StatesFebruary 13, 2025Pros: The team was very well organized, and all resources were provided for learning UVM and internal flows. Excellent cafeteria at Apple.Cons: Using apps to access some internal services requires the use of an Apple device.
- 5.0Wonderful benefits, good work-life balanceDesign Verification Engineer • Current EmployeeNovember 14, 2022Pros: Good opportunities for growth, nice perks. Stocks are stable and growing.Cons: None, varies from team to team
Apple Interview Questions
