Taro Logo

Verification Engineer Interview Experience

October 9, 2020
Neutral ExperienceNo Offer

Process

It was a basic phone screen with quite a lot of questions to code on for Verilog, SystemVerilog, and UVM. Overall, the nature of the questions was not too difficult, but a lot of emphasis was given on syntax.

Questions

UVM TB questions:

  • Sequence
  • Sequencer and driver protocol
  • SV randomization questions

Was this helpful?

Interview Statistics

The following metrics were computed from 25 interview experiences for the Apple Verification Engineer role in United States.

Success Rate

8%
Pass Rate

Apple's interview process for their Verification Engineer roles in the United States is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive60%
Neutral32%
Negative8%

Candidates reported having very good feelings for Apple's Verification Engineer interview process in United States.

Apple Work Experiences